

**REGISTRY OF PATENTS
SINGAPORE**



This is to certify that the annexed is a true copy of the following international application as filed with the Registry as the receiving Office and of any corrections thereto.

Date of Filing : 04 NOV 2002

Application Number : PCT/SG02/00299 [withdrawn]

Applicant(s) /
Proprietor(s) of Patent : PHILIPS ELECTRONICS SINGAPORE PTE
LTD; KONINKLIJKE PHILIPS
ELECTRONICS N.V.

Title of Invention : GENERATING A SCAN VELOCITY
MODULATION SIGNAL




Sandra Lynn Merinda (Ms)
Assistant Registrar
for REGISTRAR OF PATENTS
SINGAPORE

11 Dec 2003

**PRIORITY
DOCUMENT**

SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)



HOME COPY
PCT REQUEST

1/4

11070926
PSG020028WOP

Original (for SUBMISSION) - printed on 04.11.2002 09:18:54 AM

0	For receiving Office use only	
0-1	International Application No.	PCT/SG 0 2 / 0 0 2 9 9
0-2	International Filing Date	0 4 NOV 2002 (04-11-02)
0-3	Name of receiving Office and "PCT International Application"	REGISTRY OF PATENTS (SINGAPORE) PCT INTERNATIONAL APPLICATION

0-4	Form - PCT/RO/101 PCT Request	
0-4-1	Prepared using	PCT-EASY Version 2.92 (updated 01.10.2002)
0-5	Petition The undersigned requests that the present international application be processed according to the Patent Cooperation Treaty	
0-6	Receiving Office (specified by the applicant)	Intellectual Property Office of Singapore (RO/SG)
0-7	Applicant's or agent's file reference	PSG020028WOP
I	Title of invention	GENERATING A SCAN VELOCITY MODULATION SIGNAL
II	Applicant	
II-1	This person is:	applicant only
II-2	Applicant for	SG
II-4	Name	PHILIPS ELECTRONICS SINGAPORE PTE. LTD.
II-5	Address:	Attn. Mr. J.C. De Visser 620A Lorong 1 Toa Payoh TP2-2nd Floor 319762 Singapore Singapore
II-6	State of nationality	SG
II-7	State of residence	SG
II-8	Telephone No.	+65 7995021
II-9	Facsimile No.	+65 7995022



192192



ACTION

CONFIRMATION COPY

02 NOV -6 15:31

RECEIVED
IPOS

6/11

PCT REQUEST

Original (for SUBMISSION) - printed on 04.11.2002 09:18:54 AM

III-1	Applicant and/or inventor	
III-1-1	This person is:	applicant only
III-1-2	Applicant for	all designated States
III-1-4	Name	KONINKLIJKE PHILIPS ELECTRONICS N.V.
III-1-5	Address:	Groenewoudseweg 1 NL-5621 BA Eindhoven Netherlands
III-1-6	State of nationality	NL
III-1-7	State of residence	NL
III-1-8	Telephone No.	+31 40 2743444
III-1-9	Facsimile No.	+31 40 2743489
III-1-11	Applicant's registration No. with the Office	GPA 02/0007
V	Designation of States	
V-1	Regional Patent (other kinds of protection or treatment, if any, are specified between parentheses after the designation(s) concerned)	EP: AT BE CH&LI CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR and any other State which is a Contracting State of the European Patent Convention and of the PCT (except BG CZ EE SK)
V-2	National Patent (other kinds of protection or treatment, if any, are specified between parentheses after the designation(s) concerned)	SG
V-5	Precautionary Designation Statement In addition to the designations made under items V-1, V-2 and V-3, the applicant also makes under Rule 4.9(b) all designations which would be permitted under the PCT except any designation(s) of the State(s) indicated under item V-6 below. The applicant declares that those additional designations are subject to confirmation and that any designation which is not confirmed before the expiration of 15 months from the priority date is to be regarded as withdrawn by the applicant at the expiration of that time limit.	
V-6	Exclusion(s) from precautionary designations	NONE
VI	Priority claim	NONE
VII-1	International Searching Authority Chosen	European Patent Office (EPO) (ISA/EP)

PCT REQUEST

Original (for SUBMISSION) - printed on 04.11.2002 09:18:54 AM

VIII	Declarations	Number of declarations	
VIII-1	Declaration as to the identity of the inventor	-	
VIII-2	Declaration as to the applicant's entitlement, as at the international filing date, to apply for and be granted a patent	-	
VIII-3	Declaration as to the applicant's entitlement, as at the international filing date, to claim the priority of the earlier application	-	
VIII-4	Declaration of inventorship (only for the purposes of the designation of the United States of America)	-	
VIII-5	Declaration as to non-prejudicial disclosures or exceptions to lack of novelty	-	
IX	Check list	number of sheets	electronic file(s) attached
IX-1	Request (including declaration sheets)	4	-
IX-2	Description	6	-
IX-3	Claims	2	-
IX-4	Abstract	1	EZABST00.TXT
IX-5	Drawings	3	-
IX-7	TOTAL	16	
	Accompanying Items	paper document(s) attached	electronic file(s) attached
IX-8	Fee calculation sheet	✓	-
IX-11	Copy of general power of attorney	reference no.	-
IX-17	PCT-EASY diskette	-	Diskette
IX-19	Figure of the drawings which should accompany the abstract	2	
IX-20	Language of filing of the international application	English	
X	Signature of applicant, agent or common representative		
X-1	Name (LAST, First)	VAN DER VEER, Johannes, L.	
X-2	Capacity	(Authorized Representative)	

FOR RECEIVING OFFICE USE ONLY

10-1	Date of actual receipt of the purported international application	04 NOV 2002	(04-11-02)
10-2	Drawings:		
10-2-1	Received		
10-2-2	Not received		
10-3	Corrected date of actual receipt due to later but timely received papers or drawings completing the purported international application		
10-4	Date of timely receipt of the required corrections under PCT Article 11(2)		
10-5	International Searching Authority	ISA/EP	

PCT REQUEST

Original (for SUBMISSION) - printed on 04.11.2002 09:18:54 AM

10-6	Transmittal of search copy delayed until search fee is paid	
------	--	--

FOR INTERNATIONAL BUREAU USE ONLY

11-1	Date of receipt of the record copy by the International Bureau	
------	---	--

Generating a scan velocity modulation signal

The invention relates to a processing unit for generating a scan velocity modulation signal having: an input for receiving a video signal and an output for supplying the modulation signal, the unit comprising a series connection of a differentiator, a coring circuit having a coring output, and a limiter. The invention also relates to a display device comprising a cathode ray tube having means for modulating a scan velocity of an electron beam, and to a method of generating a scan velocity modulation signal.

An embodiment of such a unit is known from GB 2 064 911 A. In the known unit the video signal is differentiated and then supplied to circuitry which performs coring as well as limiting. When the modulation signal is applied to a scan velocity modulation coil of a cathode ray tube, the obtained sharpness improvement is not optimal because of the presence of noise with a relatively large amplitude. The known display device includes the known processing unit and a cathode ray tube. The known method of generating the modulation signal includes the steps of subjecting the video signal to the successive steps of differentiating, coring and limiting the amplitude. It is a disadvantage of the known unit that noise with a relatively large amplitude is present in the modulation signal.

It is an object of the invention to provide a modulation signal wherein noise is suppressed to a large extent. The invention is defined by the independent claims. The dependent claims define advantageous embodiments.

The object is thereby realized that the series connection comprises successively from the input to the output the coring circuit, the differentiator, and the limiter. The high frequency noise components present in the video signal with an amplitude below the threshold of the coring circuit are substantially removed from the video signal in the coring circuit. So, these removed components are not enhanced by the subsequent differentiation. When applying the video signal to the coring circuit before differentiation, the low frequency components with an amplitude larger than the threshold are not removed by

the coring circuit and remain present in the modulation signal. In the known unit, the differentiator reduces the amplitudes of most of the low frequency components to a level below the threshold, so the subsequent coring circuit substantially removes these components from the video signal. So, an additional advantage of the processing unit according to the invention is that the low frequency components remain present in the modulation signal to provide scan velocity modulation.

The coring circuit may comprise a diode circuit, comprising a first diode and a second diode coupled anti-parallel, a cathode of the first diode being coupled to an anode of the second diode. By supplying the video signal via this diode circuit to the differentiator the desired coring is obtained in a very cost-effective way. The forward voltage of the diodes determines the threshold of the coring circuit.

The differentiator may comprise a first capacitor, which is coupled in series with the diode circuit. This is a cost effective way of realizing the differentiator. Moreover, when the coring circuit and the differentiator are coupled in series, the coring circuit still prevents the components with an amplitude below the threshold from reaching the differentiator.

It is advantageous if the amplifier has a transistor having a control terminal as a negative input, a first main terminal as the positive input, and a second main terminal as a amplifier output. This amplifier has a low input impedance, which is required to achieve adequate differentiation via the capacitor.

The limiter may comprise a series connection of an other capacitor and an other diode circuit comprising a third diode and a fourth diode, the series connection being coupled between a second reference voltage source and the amplifier output. The forward voltage of the diodes determines the maximum amplitude of the modulation signal, being the output voltage of the limiter.

It is advantageous if the diodes are zener diodes. The desired limiting threshold can be selected by choosing zener diodes with a zener voltage substantially equal to the desired threshold.

It is advantageous if a converter is present for converting the modulation signal into a drive current for the means for modulating the scan velocity; an input of the converter is coupled to the output of the unit; and an output of the converter is coupled to the means for modulating the scan velocity. The converter converts, for example, the modulation signal, being a voltage, into a current proportional to the modulation signal. This current is supplied to the means for modulating the scan velocity, usually being a coil, mounted on the

cathode ray tube. The current through the coil influences the speed of the deflection of the electron beam of the cathode ray tube.

These and other aspects of the invention will be apparent from and elucidated with reference to the drawings, in which:

Fig. 1 shows a block diagram of the processing unit according to the prior art;

Fig. 2 shows a block diagram of the processing unit according to the invention;

Fig. 3 shows a block diagram of the display device according to the invention;

and

Fig. 4 shows a circuit diagram of a part of the display device according to the invention.

Equivalent elements in the figures have been given the same reference numerals.

The prior art processing unit 1 for generating a scan velocity modulation signal in Fig. 1 comprises a differentiator D, a coring circuit C and a limiter L in that order from the input to the output. The video signal VS at the input of the unit 1 is differentiated by the differentiator D and then applied to a coring circuit C that removes the small amplitude components in the differentiated video signal. As next step, or simultaneously, the limiter limits the maximum amplitude of the differentiated signal, resulting in the modulation signal DS at the output of the unit 1. After differentiating, the low frequency components of the video signal VS are reduced in amplitude. If the amplitude is reduced below the threshold of the coring circuit C, then these components are removed. So, the modulation signal will not generate the desired scan velocity modulation for these low frequency components. Moreover the high frequency components of the noise, present in the video signal, are amplified by the differentiator D. This results in undesired, large amplitudes of the high frequency noise components in the modulation signal DS.

In the unit 1 according to the invention, as shown in Fig. 2, the sequence of the elements is different from the prior art. Firstly, the video signal VS is applied to the coring circuit C. The coring circuit C removes the small amplitude components of the video signal VS below a predetermined threshold. These components have to be removed because applying scan velocity modulation for these components would result in an exaggerated correction of these amplitudes. At the same time any noise, present in the video signal VS, including its high frequency components, is suppressed as long as the amplitude of the noise

is below the predetermined threshold. A considerable part of the noise spectrum is located in the upper part of the frequency spectrum of the video signal VS. By removing these high frequency noise components in the coring circuit C, it is avoided that these high frequency components are passed to the next stage. Secondly, the signal coming from the coring circuit C is amplified in the differentiator, which is equivalent to a high pass filter, resulting in large undesired noise components in the modulation signal DS. Thirdly, the limiter L limits the amplitude of the modulation signal DS to a maximum amplitude, resulting in a modulation signal DS providing adequate scan velocity modulation.

The block diagram of Fig. 3 shows the processing unit 1 receiving the video signal VS. The unit 1 supplies the driving signal DS to a converter 14. The converter 14 is connected to means 12 for modulating the scan velocity, being, for example, a scan velocity modulation coil 12 mounted on a cathode ray tube 10. If the modulation signal DS is a voltage waveform, the converter 14 converts the modulation signal DS into a current flowing through the coil 12. The current through the coil 12 generates an electromagnetic field, which modulates the velocity of a deflected electron beam in the cathode ray tube 10. If required, the converter 14 also functions as an amplifier/ buffer stage for the modulation signal DS.

In Fig. 4 the video signal VS is applied to the coring circuit C, comprising two anti-parallel connected diodes D1, D2. The differentiator D, formed by capacitor C1 is connected in series with the coring circuit. The cathode of the first diode D1 is connected to the anode of the second diode D2. If buffering is necessary to provide a low output impedance voltage drive, the video signal VS is supplied to the coring circuit C via a buffer stage, comprising a first transistor Q1 and resistor R0. The output of the series connection of the diodes D1, D2 and the capacitor C1 is connected to the emitter of a second transistor Q2. The emitter of the second transistor Q2 is connected via third resistor R3 to a reference voltage source V1, which can be ground level. Between the collector and the base of the second transistor Q2 a first resistor R1 is connected. Between the base of the second transistor Q2 and the first reference voltage source V1 a second resistor R2 and a second capacitor C2 are connected in parallel. The collector of the second transistor Q2 is also connected to a second reference voltage source V2 via a fourth resistor R4. Parallel to the fourth resistor R4 a series connection of an other capacitor C3 and an other diode circuit, including at least a third diode D3 and a fourth diode D4, is connected. The third D3 and fourth diode D4 may be connected anti-parallel, whereby an anode of one of these diodes D3; D4 may be connected to the cathode of the other diode D4; D3. Alternatively each diode D3; D4 might be realized by connecting two diodes in series D3, D5; D4, D6. A further

alternative is to use two zener diodes D3, D4 depending on the desired voltage range. Still further alternatives are possible, such as combinations of the mentioned diode circuits. At the collector of the second transistor Q2 the modulation signal DS is present for driving the converter 14.

5 The unit 1 operates as follows. At the positive excursions of the video signal VS a forward current flows through the first diode D1 and capacitor C1 to the resistor R3. During a subsequent negative going excursion a reverse current starts flowing from the emitter of the first transistor Q1 via second diode D2 and first capacitor C1 towards the input of the unit 1, when the video signal VS has dropped by an amount equal to the sum of the
10 forward voltages of the first D1 and second diode D2. At the next positive excursion the forward current starts to flow again, when the positive excursion exceeds again the sum of the forward voltages. Diodes usually have a forward voltage of about 0.7 V, so the sum of the forward voltages is about 1.4 V. The result is that only excursions of the video signal VS, which are at least 0.7 V above a reference value or at least 0.7V below the reference value are
15 passed on to the emitter of the second transistor Q2. In this way the desired coring is obtained. The capacitor C1, receiving at one terminal via the coring circuit the video signal VS from a low output impedance voltage source, and being with its other terminal connected to a low input impedance input of an amplifier, provides the differentiation.

 The second transistor Q2 is arranged as an amplifier with a feedback
20 arrangement comprising the first resistor R1, the second resistor R2 and the second capacitor C2. Such an arrangement is well known, and will therefore not be elucidated further. The excursions of the output signal of the amplifier, present at the collector of the second transistor Q2, are limited by the series connection of the other capacitor C3 and the other diode circuit comprising, for example, two anti-parallel connected diodes D3, D4. If an
25 excursion of this output signal exceeds the forward voltage of the concerned one of the two diodes D3; D4, this diode D3; D4 starts to conduct, thereby preventing any further excursion of the output signal, being the modulation signal DS. So, the two diodes D3, D4 act as a limiter circuit, limiting the output voltage swing to the sum of the forward voltages of the two diodes D3, D4.

30 In the above example the swing is approximately 1.4 V. In case a larger swing is desired, more than one diode can be connected in series as shown in Fig. 4. Alternatively the two diodes can be replaced by zener diodes, having a zener voltage corresponding to the desired swing.

It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word "comprising" does not exclude the presence of elements or steps other than those listed in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The invention can be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means can be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

CLAIMS:

1. A processing unit for generating a scan velocity modulation signal having an input for receiving a video signal, and an output for supplying the modulation signal, characterized in that the processing unit comprises successively from the input to the output a coring circuit, a differentiator, and a limiter.

5

2. A processing unit as claimed in claim 1, characterized in that the coring circuit comprises a diode circuit, having a first diode and a second diode coupled anti-parallel, a cathode of the first diode being coupled to an anode of the second diode.

10 3. A processing unit as claimed in claim 2, characterized in that the differentiator comprises:

- a first capacitor, which is coupled in series with the diode circuit.

15 4. A processing unit as claimed in claim 3, characterized in that an amplifier is present having a positive input coupled to an output of the coring circuit.

5. A processing unit as claimed in claim 4, characterized in that the amplifier has a transistor having a control terminal corresponding to a negative input of the amplifier, a first main terminal as the positive input, and a second main terminal as an amplifier output.

20

6. A processing unit as claimed in claim 5, characterized in that the limiter comprises a series connection of an other capacitor and an other diode circuit comprising a third diode and a fourth diode, the series connection being coupled between a second reference voltage source and the amplifier output.

25

7. A processing unit as claimed in claim 6, characterized in that the third and fourth diode are zener diodes coupled anti-parallel.

CONFIRMATION COPY

8. A display device comprising a cathode ray tube having a processing unit as claimed in claim 1 for generating a scan velocity modulation signal; and means for modulating a scan velocity of an electron beam coupled to the output of the unit.

5 9. A display device as claimed in claim 8, characterized in that a converter is present for converting the modulation signal into a drive current for driving the means for modulating the scan velocity, the converter having an input which is coupled to the output of the unit, and an output which is coupled to the means for modulating the scan velocity.

10 10. A method of generating a scan velocity modulation signal comprising subjecting a video signal to the successive steps of:

- coring;
- differentiating; and
- limiting an amplitude of the video signal.

ABSTRACT:

The processing unit (1) for generating a scan velocity modulation signal (DS) has an input for receiving a video signal (VS) and an output for supplying a modulation signal (DS). The unit (1) has a series connection of successively a coring circuit (C), a differentiator (D), and a limiter (L). The display device (16) has a cathode ray tube (10) and
5 the processing unit (1).

CONFIRMATION COPY

1/3




FIG. 1




FIG. 2

CONFIRMATION COPY

2/3




FIG. 3

3/3




FIG. 4